REMARKS

Claims 1-20 are pending in the application. Claims 1-20 are rejected.

Claims 1-20 are rejected under 35 USC 102(b) as being anticipated by Masenas. Claims 1 and 10 include `... a capacitive divider coupled to the memory unit ...'' The capacitor C4 in Masenas is not a capacitive divider coupled to the memory unit. The capacitor C4 represents the parasitic capacitance of transistor T4 in Masenas. Transistor T4 is part of the memory cell, not coupled to the memory cell. Therefore claims 1 and 10 are believed to be allowable over the references of record. Claims 2-9 depend from claim 1 and are believed to be allowable over the references of record.

Claims 11 and 20 include `... an inductive divider coupled to the memory unit ...''. The references of record do not show, teach, or suggest an inductive divider coupled to the memory unit. Therefore claims 11 and 20 are believed to be allowable over the references of record. Claims 12-19 depend from claim 11 and are believed to be allowable over the references of record.

It is believed that the above remarks are fully responsive to the Official Action. Reconsideration and allowance are therefore respectfully requested.

Respectfully submitted,

Alan Stewart

Registration No. 35,373

Texas Instruments, Incorporated P. O. Box 655474 - M/S 3999 Patent Department Dallas, Texas 75265